FSM:One-hot logic equations

題目網站

module top_module(
    input d,
    input done_counting,
    input ack,
    input [9:0] state,    // 10-bit one-hot current state 這個是獨熱碼輸入現態
    output B3_next,
    output S_next,
    output S1_next,
    output Count_next,
    output Wait_next,
    output done,
    output counting,
    output shift_ena
); //

    // You may use these parameters to access state bits using e.g., state[B2] instead of state[6].
    parameter S=0, S1=1, S11=2, S110=3, B0=4, B1=5, B2=6, B3=7, Count=8, Wait=9; // 表示獨熱碼等於1的位

    // assign B3_next = ...;
    // assign S_next = ...;
    // etc.
    assign B3_next = state[B2]; // 到達B3(B3的次態邏輯/用次態邏輯表示到達B3狀態)
    assign S_next = state[S]&&!d || state[S1]&&!d || state[S110]&&!d || state[Wait]&&ack ;
    assign S1_next = state[S]&&d;
    assign Count_next = state[Count]&&!done_counting || state[B3];
    assign Wait_next = state[Wait]&&!ack || state[Count]&&done_counting;
    assign done = state[Wait];
    assign counting = state[Count];
    assign shift_ena = state[B0] || state[B1] || state[B2] || state[B3];

endmodule